

the decoder. Also, if the decoder hardware is to be fully utilized, multiple codewords have to be decoded at the same time to fill the “pipeline holes” [12]. It implies much more memory will be needed at the decoder. In summary, LDPC convolutional code and its modifications require decoders to have a very high complexity, particularly memory storage, so as to achieve a high throughput.

B. Full-size version of the figures in the paper and Fig. 9




Fig. 1. The overall architecture of the CC-QC-LDPC decoder. The messages passing between adjacent sub-decoders are marked by asterisks.






Fig. 2. The parallel structure of LUTs in the CNP with $d_c = 14$. $I_1 \sim I_{14}$ and $O_1 \sim O_{14}$ are the V2C inputs and C2V outputs, respectively. Solid/hollow nodes represent the LUTs and the arrows represent the connections among them. P_{i-j} denotes the partial product of V2C messages, and that with a prime denotes the partial product of a mirror node. Dashed circles and lines are, respectively, the LUTs and valid connections related to the computation of O_1 .


State 1



State 2



State 3



State 4




Fig. 3. Two sets of V2C-dedicated RAMs alternate to serve the odd or even layers of a sub-code. $V2C_j$ is the messages from common (with the preceding previous sub-code assumed) variable nodes to the check nodes of Layer j .

	V ₁	V ₂	V ₃	V ₄	V ₅	V ₆	V ₇	V ₈	V ₉	V ₁₀	V ₁₁	V ₁₂	V ₁₃	V ₁₄	V ₁₅	V ₁₆	V ₁₇	V ₁₈
C ₁	1				1				1		1							
C ₂		1				1	1											1
C ₃			1	1				1			1							
C ₄		1		1					1									1
C ₅			1		1		1				1							
C ₆	1					1		1				1						
C ₇		1							1				1					1
C ₈			1							1				1	1			
C ₉	1										1	1					1	
C ₁₀			1							1		1						1
C ₁₁	1												1	1		1		
C ₁₂		1													1		1	

} Sub-code a

} Sub-code b

RAM _a 1 V ₁ 2C ₁ V ₂ 2C ₂ V ₃ 2C ₃	RAM _a 3 C ₁ 2V ₁ C ₂ 2V ₂ C ₃ 2V ₃	RAM _a 5 V ₅ -C ₁ V ₆ -C ₂ V ₄ -C ₃	RAM _a 7 V ₉ -C ₁ V ₇ -C ₂ V ₈ -C ₃	RAM _a 9 V ₁₁ -C ₁ V ₁₂ -C ₂ V ₁₀ -C ₃	RAM _a 11 CM ₄ CM ₅ CM ₆	RAM _a 13 CM ₁₀ CM ₁₁ CM ₁₂
RAM _a 2 V ₂ 2C ₄ V ₃ 2C ₅ V ₁ 2C ₆	RAM _a 4 C ₄ 2V ₂ C ₅ 2V ₃ C ₆ 2V ₁	RAM _a 6 V ₄ -C ₄ V ₅ -C ₅ V ₆ -C ₆	RAM _a 8 V ₉ -C ₄ V ₇ -C ₅ V ₈ -C ₆	RAM _a 10 V ₁₂ -C ₄ V ₁₀ -C ₅ V ₁₁ -C ₆	RAM _a 12 CM ₇ CM ₈ CM ₉	
RAM _b 1 V ₁₀ 2C ₇ V ₁₁ 2C ₈ V ₁₂ 2C ₉	RAM _b 3 C ₇ 2V ₁₀ C ₈ 2V ₁₁ C ₉ 2V ₁₂	RAM _b 5 V ₁₄ -C ₇ V ₁₅ -C ₈ V ₁₃ -C ₉	RAM _b 7 V ₁₈ -C ₇ V ₁₆ -C ₈ V ₁₇ -C ₉	RAM _b 9 V ₂ -C ₇ V ₃ -C ₈ V ₁ -C ₉	RAM _b 11 CM ₁₃ CM ₁₄ CM ₁₅	RAM _b 13 CM ₁ CM ₂ CM ₃
RAM _b 2 V ₁₁ 2C ₁₀ V ₁₂ 2C ₁₁ V ₁₀ 2C ₁₂	RAM _b 4 C ₁₀ 2V ₁₁ C ₁₁ 2V ₁₂ C ₁₂ 2V ₁₀	RAM _b 6 V ₁₃ -C ₁₀ V ₁₄ -C ₁₁ V ₁₅ -C ₁₂	RAM _b 8 V ₁₈ -C ₁₀ V ₁₆ -C ₁₁ V ₁₇ -C ₁₂	RAM _b 10 V ₃ -C ₁₀ V ₁ -C ₁₁ V ₂ -C ₁₂	RAM _b 12 CM ₁₆ CM ₁₇ CM ₁₈	

Fig. 4. A CC-QC-LDPC code with $K = 2$, $L = 4$, $J = 2$, $W = 1$ and $z = G = 3$.




Fig. 5. State 1 of the decoding procedure in the example.




Fig. 6. The switch network for the decoder example. The numbers in parentheses indicate the order of block columns in the sub-code to which the messages correspond.




Fig. 7. The BER comparison of different decoders. The CC-QC-LDPC code is code D and the QC-LDPC code is the sub-code of code D . All the results are obtained from FPGA simulation under AWGN channels and 4-bit quantization.




Fig. 8. The BER comparison of various decoders using different CNPs: QSPA using the LUTs, ASPA using mappers and adders, and min-sum using comparators. All the hardware simulations are under 4-bit quantization. BP is the result of computer-based simulation with double-precision floating-point data. The simulations are all based on the same QC-LDPC code with a check-node degree of 28.




Fig. 9. State 2 of the decoding procedure in the example.